Detection and Location of Hardware Trojans Using Path Delays

Seetharamaraju, Allagadda and Raaza, Arun and Mandge, Omprakash Laxmanappa and M, Meena (2024) Detection and Location of Hardware Trojans Using Path Delays. International Journal of Electrical and Electronics Engineering, 11 (6). pp. 101-107. ISSN 23488379

[thumbnail of IJEEE-V11I6P111.pdf] Archive
IJEEE-V11I6P111.pdf

Download (947kB)

Abstract

The IC industry transition to a decentralized and outsourced business strategy, wherein design, inclusion, production,
packaging, testing, and assembly are being performed by numerous firms around the world, must have generated issues
pertaining to IP rights piracy, reverse engineering threats on IC netlists as well as layouts, cloning of ICs, and detecting deceptive chips and also Hardware Trojans (HT). Threats posed by the injection of HTs have developed as a major issue for different vendors, governmental entities, and their vendors. This paper offers a new strategy for identifying HT using path-delay- dependent parametric techniques. The key advantage of this technique is that there is no requirement to compare the HT-inserted
circuit to the golden reference circuit. The proposed method has been implemented in 4-bit RCA for detecting and locating the HTs.

Item Type: Article
Subjects: Computer Science Engineering > Programming Language
Divisions: Computer Science Engineering
Depositing User: Mr IR Admin
Date Deposited: 03 Oct 2024 11:32
Last Modified: 03 Oct 2024 11:32
URI: https://ir.vistas.ac.in/id/eprint/8528

Actions (login required)

View Item
View Item