Area efficient LFSR based ADC in 45nm Technology using verilog a

Data converters are very much useful in this modern world for circuit design at both ends i.e., transmitter end and receiver end. This paper primarily aims at reducing the overall area of the 8 bit ADC by decreasing the size of traditional counter with replacement of LFSR which uses few XOR gates and FFs. Another advantage of using LFSR is that it produce random states which may result in reducing the conversion time or in other words speeding up the ADC. Verilog A is used for implementing the ADC since it uses high level behavior model which allows to use simple equation to describe complex issues, a Standard language, Easy to learn and use and Flexible for both analog and AMS application Verilog A is much more simple than Spice C code. Linear feedback shift register is employed in the implementation of ADC as it fewer components than binary counter. The proposed ADC architecture is implemented and simulated using Cadence 0.45 μm tool and compared with Standard ADC which uses traditional binary counter. Results show that there is almost 50% in power savings when compared to the traditional ADC designs.