Priyatharshini, M. and Sharanya, C. (2023) An Analysis of Public-Key Cryptography (PKC) Architecture for Hardware Security. In: 2023 Second International Conference On Smart Technologies For Smart Nation (SmartTechCon), Singapore, Singapore.
![[thumbnail of An Analysis of Public-Key Cryptography (PKC) Architecture for Hardware Security _ IEEE Conference Publication _ IEEE Xplore.pdf]](https://ir.vistas.ac.in/style/images/fileicons/archive.png)
An Analysis of Public-Key Cryptography (PKC) Architecture for Hardware Security _ IEEE Conference Publication _ IEEE Xplore.pdf
Download (484kB)
Abstract
Hardware security recreates an important part of protecting devices and data from stealing. Hardware-based security solutions deliver better security than software security, which is essential in today's handheld devices. However, hardware trustworthiness has become in this work, and the widely used Public Key Cryptography (PKC)algorithms such as RSA and ECC have been studied and implemented to emphasizetheir importance in data security. The VLSI architecture for the Fast Modular Exponentiation Algorithm (FMEA) and its implementation in the RSA algorithmare presented. Implementation of ECC over GF(p) with underlying mathematical fields is also discussed. The architecture is described using Verilog HDL (Hardware Description Language), synthesized and verified in ZED (Zynq Evaluation and Development) Board (XC7Z020CLG484-1).
Item Type: | Conference or Workshop Item (Paper) |
---|---|
Subjects: | Computer Science Engineering > Computer System Architecture |
Divisions: | Computer Science Engineering |
Depositing User: | Mr IR Admin |
Date Deposited: | 21 Sep 2024 05:45 |
Last Modified: | 21 Sep 2024 05:45 |
URI: | https://ir.vistas.ac.in/id/eprint/6793 |