Shanthi, K.G. and Kavitha, M.S. and Rajeswari, P. and N, Jayanthi. and Kumar, Sunil and Lalitha, S D (2023) Latency Reduction in mmWave VLSI Circuits through Gravitational Learning. In: 2023 International Conference on Advances in Computation, Communication and Information Technology (ICAICCIT), Faridabad, India.
![[thumbnail of 44.LatencyReductioninmmWaveVLSICircuits.pdf]](https://ir.vistas.ac.in/style/images/fileicons/archive.png)
44.LatencyReductioninmmWaveVLSICircuits.pdf
Download (1MB)
Abstract
This research focuses on addressing latency issues in
millimeter-wave (mmWave) Very Large-Scale Integration (VLSI)
circuits by introducing a novel approach called Gravitational
Learning. The mmWave frequency range offers high data rates
but poses challenges due to increased latency. Conventional
techniques have limitations in reducing latency while maintaining
circuit performance. In this study, we propose a gravitational learning-based method that optimizes the circuit layout and parameters to minimize latency. By simulating the gravitational interactions between circuit components, the proposed approach effectively explores the design space and identifies configurations that lead to reduced latency. Our experimental results demonstrate significant latency reduction compared to existing techniques, highlighting the potential of gravitational learning in enhancing the performance of mmWave VLSI circuits.
Item Type: | Conference or Workshop Item (Paper) |
---|---|
Subjects: | Electronics and Communication Engineering > Circuit Analysis |
Divisions: | Electronics and Communication Engineering |
Depositing User: | Mr IR Admin |
Date Deposited: | 19 Sep 2024 10:06 |
Last Modified: | 19 Sep 2024 10:06 |
URI: | https://ir.vistas.ac.in/id/eprint/6528 |