Items where Author is "Jeanshilpa, V"

Group by: Item Type | No Grouping

Karthik, S and Priyadarsini, K and Jeanshilpa, V (2018) VLSI SYSTEMS FOR SIMULTANEOUS IN LOGIC SIMULATION. In: 2018 International Conference on Recent Trends in Electrical, Control and Communication (RTECC), Malaysia, Malaysia.

This list was generated on Sat Oct 31 15:31:26 2026 IST.