

ResearchGate

Search for research, journals

or

Discover by subject area



Log in

Join for free

Chapter Low power and low area multiplier and accumulator block for efficient implementation ...

Low power and low area multiplier and accumulator block for efficient implementation of FIR filter

September 2023

DOI: [10.1201/9781003459231-16](https://doi.org/10.1201/9781003459231-16) J. L. Mazher Iqbal · G. Narayan · T. Manikandan · [Show all 5 authors](#) · Jose Anand

Citations 1

Reads 12

[Request full-text](#)[Export citation](#)[Overview](#)[Citations \(1\)](#)[References](#)[Abstract](#)

In communication system applications, the need for efficient design and implementation of the Finite Impulse Response (FIR) filter is essential. Realization of such a filter with high bit width is a challenging task. The multiplier and accumulator blocks of FIR filter take more delay, power, and area. In this article, design of the FIR Filter using the efficient multiplier and accumulator blocks is presented. We propose to use the operations such as right shift, left shift, and carry save adder to develop FIR filter. The multiplication and division are performed using the right shift and left shift operation. The FIR filter using the Modified Constant Shift Method (MCSM) multiplier block instead of a conventional multiplier is proposed. The modified multiplication decreases the quantity of hardware, power consumption, and surge the performance of the filter architecture. The FIR architecture is implemented using Xilinx Vivado. The parameter such as the look up table (LUT) count, slices, flip flops, power, and speed are analyzed with respect to existing filter architectures. Thus the proposed novel filter architecture is implemented with high speed, less area, and less power.

ResearchGate
Discover the world's research

- 25+ million members
- 160+ million publication pages
- 2.3+ billion citations

[Join for free](#) [I already have an account](#)

Public full-texts




To read the full-text of this research, you can request a copy directly from the authors.

[Request full-text PDF](#)

Similar research

ds	MSG
	32
	41
	0.389



Area Efficient and Low Power Reconfigurable Fir Filter

Article [Full-text available](#)


August 2015 · 1,158 Reads

 A Umasankar ·  N Vasudevan ·  Dr. Kirubanandasarathy N

PSM architecture synthesizes multiplier blocks with low hardware requirement suitable for implementation as part of full parallel finite impulse response (FIR) filters is presented in this paper. FIR digital filters are widely used in DSP by the virtue of its stability, linear phase, fewer finite precision error and efficient...

Read more

[View](#)



Design and Implementation of SOC-Based Noncontact-Type Level Sensing for Conductive and Nonconductive Liquids

Article [Full-text available](#)

October 2021 · 116 Reads · 3 Citations

 Advances in Materials Science and Engineering

 J. L. Mazher Iqbal ·  Munagapati Siva Kishore ·  Arulkumaran Ganeshan ·  G. Narayan

In contrast to the existing electromechanical systems, the noncontact-type capacitive measurement allows for a chemically and mechanically isolated, continuous, and inherently wear-free measurement. Integration of the sensor directly into the container's wall offers considerable savings potential because of...

Read more

[View](#)

Low-power VLSI design using clock-gated technique

Chapter

September 2023 · 24 Reads

 J. L. Mazher Iqbal ·  A. Selwin Mich Priyadharson ·  T. Manikandan · [...] ·  Jose Anand

With the advancement in VLSI innovation and modest devices, power dissipation has developed as a critical factor while considering execution and territory for VLSI Chip structure. The need of low power VLSI configuration has turned out to be exceptionally vital, for convenient applications. As the...

Read more

[View](#)

FPGA-Based Reconfigurable Architectures for DSP Computations

Chapter

January 2021 · 61 Reads · 4 Citations

 J. L. Mazher Iqbal ·  Manikandan Thiagarajan

With extensive usage of Field Programmable Gate Arrays (FPGAs), a reconfigurable computing platform enhances the wide variety of Digital Signal Processing (DSP) applications using Lookup Table (LUT), Flip-Flop, and multiplexers. Reconfigurable computation using memory becomes a subject of current research...

[Read more](#)

[View](#)

Design and Implementation of 6-Tap FIR Filter Using MAC for Low Power Applications

Article

June 2022 · 14 Reads

 Dr. B. Rama Rao

A significant number of mathematical operations, such as multiplication and accumulation, are often required by a digital signal processing (DSP) algorithm. Many DSP applications have latency limitations, which mean that the DSP operation must be performed within a certain amount of time for the system to...

[Read more](#)

[View](#)

ResearchGate

ResearchGate



Company

[About us](#)[Blog](#)[Careers](#)[Resources](#)[Help Center](#)[Contact us](#)[Business Solutions](#)[Marketing Solutions](#)[Scientific Recruitment](#)[Publisher Solutions](#)[Terms](#) [Privacy](#) [Copyright](#) [Imprint](#) [Consent preferences](#)

© 2008-2024 ResearchGate GmbH. All rights reserved.